Abstract-An unpackaged microchip is used as the sensing element in a miniaturized gaseous proportional chamber. This letter reports on the fabrication and performance of a complete radiation imaging detector based on this principle. Our fabrication schemes are based on wafer-scale and chip-scale postprocessing. Compared to hybrid-assembled gaseous detectors, our microsystem shows superior alignment precision and energy resolution, and offers the capability to unambiguously reconstruct 3-D radiation tracks on the spot.
I. INTRODUCTION

F
OR RADIATION imaging applications in high-energy and nuclear physics, gas gain grids [1] , [2] are commonly used. These grids are punctured metal membranes suspended some micrometers over an anode plane inside a gas volume filled with a gas mixture, such as helium/isobutane. When ionizing radiation (e.g., a cosmic ray particle or an X-ray) crosses the gas volume above the grid, electrons are liberated and driven toward the anode by a moderate electric field (∼1 kV/cm). By applying a high electric field (∼100 kV/cm) between the grid and the anode, each free electron will create an ionization avalanche in this region, yielding an exponential increase in the number of free electrons. The avalanche electrons are collected at the anode. Typically, a charge-sensitive amplifier is used to record arrival time, position, and pulse height. This type of radiation detector is relatively cheap and of low mass, and consumes little power. It finds application in nuclear, highenergy, and astrophysics, as well as biology, medicine, and industrial radiology [3] .
When a microchip is used as the anode [4] , [5] , the signal is directly picked up at the origin, reaching very high sensitivity [schematic in Fig. 1(a) misalignment between the holes in the grid and the sensing array on the chip leads to Moiré effects. To overcome these, we pursue the integration of the grid on a chip through wafer postprocessing [6] , which is inspired by other microsystems reported in the literature [7] - [11] . After early trials by Key et al. [12] , we showed the first functional grid made in postprocessing planar technology [13] on bare silicon wafers. In this letter, we present the first results of fully integrated detectors made by microfabrication of a grid on top of CMOS microchips: Medipix2 [14] and Timepix [15] , [16] chips were employed. Both wafer postprocessing and chip postprocessing were pursued. Integration of detecting device and readout electronics leads to superior performance at lower projected cost.
II. MATERIAL AND FABRICATION PROCESS
The system is built by suspending a conductive mesh over a pixel readout chip supported by 50-µm-high insulating pillars.
0741-3106/$25.00 © 2008 IEEE We chose SU-8 negative-tone resist [17] as pillar material. This well-documented resist can be used as both a sacrificial layer and a structural support [18] , it can be spin coated in a thickness ranging from a few micrometers to a millimeter [19] , and it is patterned with standard lithography. Its low temperature budget (below 95
• C) makes it CMOS postprocessing compatible, and it is radiation hard [20] .
Sputtered aluminum was used as metal for the conductive grid. It exhibits low residual stress, can easily be etched and bonded, and shows good adhesion with SU-8 [21] . However, metal deposition over unexposed SU-8 may lead to crosslinking, through generation of ultraviolet light, or heat transfer. The literature reports the use of thermal evaporation [18] , [22] , and the use of a "light absorption layer" [23] or a metal mask [24] to circumvent this problem. We have chosen to deposit a layer of standard positive resist (Fujifilm OiR 907) over the SU-8 and expose both at the same time. The positive resist protects the SU-8 during sputter deposition, avoiding the crosslinking of the SU-8. It is selectively removed by wet etch in a later stage. Fig. 1(b) shows a scanning electron microscopy (SEM) image of the final integrated device, where a punctured aluminum grid is suspended over a Medipix2 chip by SU-8 pillars placed in the middle of four pixels. More details about the fabrication process can be found in [25] .
The fabricated prototypes are screened by optical inspection and electrical test (isolation between grid and chip, and capacitance-voltage measurement to verify the rigidity of the suspended membrane). Wafer-level fabrication in our (university) laboratory presently reaches a yield of above 80%, which is similar in chip-level fabrication. Our process allows for chip reprocessing in case of grid imperfections.
III. RESULT
The postprocessed chips were wire bonded on a printed circuit board (PCB) and placed inside a sealed chamber (note that no package is required for this microsystem). The chamber is flushed with a helium/iC 4 H 10 (80/20) gas mixture, which leads to a low risk of sparks. The resistance of the microsystem against sparking was significantly improved with a spark protection layer (amorphous silicon directly deposited on the chip) [26] , also allowing operation in other gas mixtures, such as argon/iC 4 H 10 (95/5). The PCB was connected to a computer to read out the chip. The Medipix2 chip stores the number of electron avalanches that have reached every pixel; the Timepix chip, in addition, provides the time or charge information of the avalanche (this avalanche must contain more electrons than the threshold of the pixel, calibrated about 1000 electrons, to be detectable). The performance of the digital-to-analog converters and the number of dead pixels in the chips did not change after the postprocessing.
The devices were irradiated with 6-keV photons produced by an 55 Fe radioactive source. The integral image of the hits per pixel is shown in [Fig. 2 (inset) ]. To (quickly) illustrate imaging capability, a circular metal nut was placed on top of the chamber, locally absorbing the 55 Fe photons. We obtained a homogeneous response as the Moiré effect is eliminated Using a distance of 10 cm between the cathode and the grid, and a gas mixture with high transverse diffusion (Ar/iC 4 H 10 95/5), the primary charge of a 55 Fe photon conversion can be spread across the chip surface. The number of activated pixels is then a direct measure of the number of primary electrons. The 55 Fe spectrum reconstructed in this manner is shown in Fig. 2 . A single-electron efficiency of 80% is deduced from this spectrum at 335 V on the grid.
With such a single-electron efficiency, cosmic rays passing the detector area can be visualized, and their trajectory can be reconstructed. Typical tracks of ionizing particles, both from a 90 Sr radioactive source and from cosmic rays, are displayed in Fig. 3 . Using the Timepix microchip, the arrival time of electrons is also recorded, allowing the reconstruction of 3-D tracks [ Fig. 3 (top) ].
Several prototype detectors were continuously operated for several months in He/iC 4 H 10 and Ar/iC 4 H 10 while recording cosmic ray events and other types of radiation. We found stable and unchanged operation. Various reliability tests on the microsystem, such as temperature and moisture cycling, and tests of mechanical integrity, are ongoing.
IV. CONCLUSION
We have designed, realized, and tested an integrated gaseous pixel detector on several different pixel chips from 0.25-µm foundry CMOS. It consists of a punctured metal mesh supported by insulating pillars placed over the unpackaged chip. This integrated radiation imaging detector exhibits stateof-the-art tracking capabilities for ionizing radiation, good single-electron efficiency, and stable long-term operation. The straightforward CMOS postprocessing scheme allows mass production of this new detector at low cost.
